A.L2 cache: 256KB per processor chip B.L3 cache: shared 32MB on chip eDRAM C.45nm technology D.4 Way SMT per core
A.4、128 B.8、256 C.12、312 D.16、512