A.CAPP/EAL 1 B.CAPP/EAL 2 C.CAPP/EAL 3 D.CAPP/EAL 4+
A.L2 cache: 256KB per processor chip B.L3 cache: shared 32MB on chip eDRAM C.45nm technology D.4 Way SMT per core